
		T]		Time	Comment
	Туре	L #	Hits	Search Text	DBs	Stamp	s
1	BRS	L1	20076	phase near4 error\$5	USPA T	2004/02/0 9 15:27	
2	BRS	L2	2135	1 same (calcul\$5)	USPA T	2004/02/0 9 15:13	
3	BRS	L3	77	2 same (absolute adj5 value)	USPA T	2004/02/0 9 15:14	
4	BRS	L4	8	3 and ((detect\$5 determ\$5)same edge)	USPA T	2004/02/0 9 15:18	
5	BRS	L5	5	4 and (sampl\$5 adj8 values)	USPA T	2004/02/0 9 15:18	
6	BRS	L7	0	4 and ((sampl\$5 adj8 values)same continu\$5)	USPA T	2004/02/0 9 15:19	,
7	BRS	L8	1	4 and (calcula\$5 same continu\$5)	USPA T	2004/02/0 9 15:19	
8	BRS	L6	5	4 and (sampl\$5 adj8 values)	USPA T	2004/02/0 9 15:23	
9	BRS	L10	2	4 and (sampl\$5 same (second adj8 value\$1))	USPA T	2004/02/0 9 15:24	·
10	BRS	L9	1	4 and (sampl\$5 same (first adj8 values))	USPA T	2004/02/0 9 15:26	
11	BRS	L11	16540	phase near4 error\$5	US-P GPUB; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:27	
12	BRS	L12	1814	11 same (calcula\$5)	US-P GPUB; FPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:27	
13	BRS	L13	54	12 same (absolute adj5 value)	US-P GPUB; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:27	



	Error Definition	Er ro rs
1		0
2	,	0
3		0
4		0
5		0
6		0
7		0
8		0
9		0
10		0
11		
12		0
13		0

no attempt at correction is made. Double error correcprovided in order to provide notice of the errors while mote complex. Double Error Detection (DED) may be word detection and correction becomes substantially 65 need to be replaced. operations. When more than one bit error exists per data due to excessive noise conditions during read/write to alpha particles randomly hitting the memory chip or not due to the physical structure of the DRAM but due (DRAM) where soft errors may occur, that is, errors 60 to provide an improved on-line fault mapping apparatus known as Single bit Error Correction (SEC)) This is error in a data word can be detected and corrected (also and Correcting (ECC) circuitry. With ECC a single bit

speed priority. tively smaller memory requirements and a very high technique is therefore limited to applications with relaory has the advantage of correcting errors very quickly. data is stored in each memory bank. Redundant memnique uses redundant memory banks where identical Vol. 31, No. 3, August 1988, pp. 146-149. This tech-Access Penalties", IBM Technical Disclosure Bulletin, Which Increases Memory Bandwidth and Reduces memory is described in "Error Correction Technique One rechnique of detecting and correcting errors in a

sulty memory when found. the contents of memory for accuracy and replacing necessitate that a mechanism be provided for checking failure necessarily follows. Requirements for reliability required and the increased probability of component generated since an increased number of components are 35 memory also increases the number of errors that are provided in today's computers. Using larger amounts of stant demand for increasing the amount of memory factor in determining that speed. Hence there is a conputers and the time to access or store data is a major 30 a major driving force of every new generation of com-Increasing the speed at which a computer operates is

still slower access speed is provided by magnetic tape A higher storage capacity at yet a lower cost but with 25 and optical disks is much slower compared to memory. power. However, access to the data stored on magnetic nonvolatile in that data is retained in the absence of Unlike memory, the magnetic and optical disks are provide much greater storage capacity at a lower cost. 20 when power is removed. Magnetic and optical disks can Memory is also volatile in that it loses the stored data provided is limited by its higher cost per unit of data. sheed access but the quantity of memory that can be ferred to as memory, has the characteristic of high 15 reliably. Solid state electronic memory, hereinafter relow cost per unit of data stored, and stores the data a sad assed writing and reading of data, has a types of storage for retaining data. The ideal storage

BYCKGKONND OF THE INVENTION

tus and method of fault mapping memory while on-line. ory fault mapping, and more particularly to an appara-This invention relates generally to the field of mem-

FIELD OF THE INVENTION

FAULT MAPPING APPARATUS FOR MEMORY

that requires a reduced amount of hardware. vide an on-line fault mapping apparatus for memory Yet another object of the present invention is to pro-

provides a proactive indication of a memory that may an on-line fault mapping apparatus for memory that Another object of the present invention is to provide

Accordingly, it is an object of the present invention

SUMMARY OF THE INVENTION

creasing memory reliability is to use Error Checking 55 to identify memory on-line that is likely to fail while Thus what is needed is a fault mapping apparatus able ture, i.e., in a preventative manner.

identify memory that may need replacement in the fusince twice the amount of memory is required. This so This reactive approach improves on test speed but repointes a substantial amount to hardware and cannot memory subsystem is then repartitioned (scattered). are found that would be uncorrectable by ECC the partition of the memory system at a time. When faults the system described in '214 creates a fault map for one of errors to accesses may be determined. Furthermore, track of the number of memory accesses so that a ratio each column of bits and an additional counter to keep system having a 72 bit word, that is, one counter for For example, 73 counters are required for a memory speed increase comes at a cost of additional hardware. above described systems and methods. However, the system described in '214 operates much faster than the (214) which is hereby incorporated by reference. The An improvement is realized by mapping errors on-line as described by Ryan in U.S. Pat. No. 4,479,214

of an uncorrectable error occurrence continues to intime may become prohibitively long and the probability pand this method becomes less desirable since testing of memory integrated into computers continues to exmg system to be used by the computer. As the amount (off-line) and as each row passes it is given to the operatfirst turned on, memory is tested one row at a time described by Bond, et al. Typically, when a computer is the generated fault map, the bits may be scattered as disclosed by Ryan in U.S. Pat. No. 4,456,995. Based on i.e., single bit, bit line or word line. This method is and location of errors, the type of error is determined, data. The errors are counted and based on the number data back out and comparing it with the known written the memories (off-line) and sequentially reading the exists may be accomplished by storing known data in Fault mapping to determine the type of error that tays could take hours to map and scatter.

amount of memory increases. Very large memory arcreate the error map increases proportionately as the memory being tested with known data. The time to Computer systems traditionally use several different 10 ries based on an error map created for the array of selectively rearranging columns of the different memovenung two or more defective bits from aligning by tering is accomplished in an array of memories by prescribed by Bond, et al., in U.S. Pat. No. 4,488,298. Scat-5 be prohibitively too expensive for correction is deto diminish the likelihood of double errors which may A method of scattering errors in a memory array so as ments for doing so are substantial.

tion could be provided although the additional require-

	Туре	L #	Hits	Search Text	DBs	Time Stamp	Comment s
14	BRS	L14		13 and ((detect\$5 determi\$5) same edge)	US-P GPUB; FPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:28	

row of memory of the plurality of memories 3. Further ceiving an address signal (row select) for selecting one plurality of memories 3 with each decoder 5 and 7 retude remedial actions may be taken.

count for any memory reaches a predetermined magnicount of errors for that memory is retained. When the memory which generated the error is determined and a data is checked for errors and, if an error is found, the 60 simplicity, Whenever a row of memory is accessed, the smaller amount is shown for the sake of illustrative larger amounts of memory would be mapped but a plurality of 4 megabit memories 3. Normally much trated using two memory cards 1 and 2, each having a ing on-line operation. The present invention is illuseach memory chip accessed in a computer system durapparatus 10 tracks the number of errors that occur in in block diagram form. The memory fault mapping

DESCRIPTION OF THE PREFERRED

circuit for a memory array having 72 bit words. cuit for a memory array having 72 bit words.

FIG. 5 is a logic diagram of a first pass decoder cir-

FIG. 4A is a logic diagram of a second pass decoder cnit.

FIG. 4 is a logic diagram of a first pass decoder cirbodism gniqqsm a fault mapping apparatus for memory using a two pass

FIG. 3 is a block diagram of a second embodiment of an error memory according to the present invention. FIG. 2 is a table of the error count format as stored in present invention.

fault mapping apparatus for memory according to the

FIG. I is a block diagram of a first embodiment of a BRIEF DESCRIPTION OF THE DRAWING

ing drawing.

ment of the invention, as illustrated in the accompanying more particular description of the preferred embodiread operation.

required regardless of the number of bits accessed in a termined location. As a result, only a single counter is and if the detecting circuit indicates that an error exists, of a currently accessed memory from the error memory error memory and detecting circuit receives the count termined location. A counting circuit coupled to the 15 ory, the count for each memory being stored in a predethe number of errors currently detected for each memo rounded to the detecting circuit for storing a count of error that exists in the accessed data. An error memory during on-line operation providing an indication of each 10 randomly accessed from the plurality of memory chips ity of memory chips. A detecting circuit checks data provides a count of errors generated by each of a pluralplished by a memory fault mapping apparatus which These and other objects of this invention are accom-

dent maps of portions of the memory. that provides the mapping function by making indepenprovide an on-line fault mapping apparatus for memory Still another object of the present invention is to

receive the error count. The counter 15 receives the L would reflect that number enabling the counter to larger or smaller error count were desired the value of A decoder 5 and a decoder 7 are connected to the 65 composed of 13 bits so L would be equal to 13. If a memory fault mapping system 10 the error count is where L is the number of bits in the error count. In the having L bits connects the array 19 to the counter 15 13 and the SEC/DED syndrome generator 8. A bus 17 A counter 15 is connected to both the error memory

select, card select and the three bit syndrome. output. The address to the decoder 12 includes row memory of the plurality of memories 3 that has a faulty receives an address that is identical to the address of a SEC/DED shuqtome Benetistor 8. The decoder 12 includes a decoder 12 which is connected to the a corresponding memory. The error memory 13 also count and status word combine to form a fault status for FIG. I depicts a memory fault mapping apparatus 10 50 an error count and the array 14 stores a status word for the array 14 is 28 words by 11 bits. The array 19 stores 14 and 19 where the array 19 is 28 words by 13 bits and The error memory 13 is logically split into two arrays FIG. 5A is a logic diagram of a second pass decoder 45 ory 13 includes a 28 by 24 memory array (an array status of each such memory. Therefore the error memory of the plurality of memories 3 for mapping the fault memory location in the error memory 13 for each memplurality of memories 3. There exists a corresponding 40 pability and is able to operate at twice the speed of the The error memory 13 has simultaneous read/write catected in each memory of the plurality of memories 3. Access Memory) for storing the number of errors de-An error memory 13 is a fast SMAN (Static Random 35 represents the absence of an error.

error signal represents an error and a "low" error signal that an error has been detected. For example, a "high". drome generator 8 which simply provides an indication ettot signal is also provided by the SEC/DED syn-30 rality of memories 3 in which the error is detected. An address signal to identify a single column from the pluup of three signals SI, S2 and S3 which form a column drome generator 8 outputs a three bit syndrome made tages of the invention will be apparent from the follow- 25 is connected to a data buffer 11 and carries the data bits that has been corrected appears on a data bus 18 which rected double error has been detected. A single bit error rected and automatically corrected or that an uncordrome represents that a single bit error has been decount is written back to the error memory at its prede- 20 cant Bits) of the seven bit ECC word. A non-zero synof memories 3 making up the three MSB (Most Signifibits. The check bit buffer 9 is connected to the plurality bit buffer 9 by a bus 16 for receiving the three check Correct/Double Error Detect) is connected to a check A SEC/DED syndrome generator 8 (Single Error bits represent data.

seven bits represent check bits and the remaining four enty two bit ECC words are common. Three of the common to have larger ECC words, for example, sevseven bit ECC word is given only as an example as it is bit ECC word (Error Checking and Correction). The memories of the plurality of memories 3 to form a seven are made available, one bit from each of the selected operation. During a read operation seven bits of data from the cards I or 2 being selected for a read or write results in seven memories of the plurality of memories 3 address that is input to the decoder 6. The decoding step which selects one of the cards 1 or 2 from a card select selection of the memories is made by the decoder 6

	Error Definition	Er ro rs
14		0

is not indicated by the error signal and hence not the SEC/DED syndrome generator 8 but such an error The occurrence of a double error will be detected by

tions in the memory fault mapping system 10. number of corrected single bit errors for all read operatime, each location in the error memory 13 contains the the contents therein remain unchanged. After a finite invalid address is provided to the error memory 13 and complished in a single cycle. If no error was found an menting, and writing the error count back is also acpleted in one cycle and so reading an error count, incre-Reading data from the plurality of memories 3 is commemory 13 before the current address is removed. mented error count may be written back to the error 55 twice that of the plurality of memories 3, the incre-Because the error memory 13 operates at a speed at least errors detected for the memory that produced the error. count contained therein to reflect the current number of detected. The counter 15 will thus increment the error 50 a memory such that the line kill bit has been set then a "high" to indicate to the counter 15 that an error was counter 15. As described earlier the error signal will be from the error memory 13 onto the bus 17 and into the memory 13 the error count for that memory is output address for the faulty memory is applied to the error each memory of the plurality of memories 3. Since an The error memory 13 stores 28 error counts, one for the error memory 13.

an address corresponding to that memory is provided to of the plurality of mem ries 3 outputs a detected error, the three bit syndrome. As a result, each time a memory includes the row select and card select addresses and error memory 13. The address to the error memory 13 error is identified and its unique address is applied to the memory of the plurality of memories 3 outputting the column in which an error was detected the specific indicate by outputting all "zeros". By indicating the in. If no error existed, the three bit syndrome may so syndrome will reflect which column the error existed If an error was detected and corrected the three bit 30 regarding the status or absence of the error via bus 16. **ZECVDED** syndrome generator 8 receives information check bits buffer 9 and the data buffer 11. The is detected in the ECC word that bit is corrected in the plurality of memories 3 is then provided to the check memory 13 via decoder 12. An ECC word from the provided to the decoders 5, 6, and 7, and to the error row select and card select addresses are simultaneously the computer accesses the plurality of memories 3 the 20 quired during the initial start-up of the computer. When result, a long wait time for testing memory is not reduring normal computer operation or on-line. As a The memory fault mapping apparatus 10 operates

METHOD OF OPERATION

are described in more detail below. status word of the presently addressed fault status and signal to the error memory 13. These signals update the 01. lie T a bare (rouim OO) langiz rouiM 100 vrtsO a langiz therein. The counter 15 provides a Carry Out (CO) to the error memory 13 vis the bus 17 for writing The error count (incremented or not) is made available counter whether or not to increment the error count. SEC/DED syndrome generator 8 for instructing the signal is provided to the counter 15 from the word in error memory 13) via the bus 17. An error plurality of memories 3 (the first 13 bits of the addressed error count for a presently addressed memory of the

Uncorrectable Errors (UE) as detected, for example, by are reserved for future use. Bit 19 is used to indicate The status words contain two bits 17 and 18 which 65 by a sudden failure.

more convenient time rather than being inconvenienced the ability to bring a computer down for repairs at a memory of the plurality of memories 3. This provides defective may be found without having to test every 60 that is very likely to fail in the future or that is currently having suspected defects. As a result, a memory chip by performing a sequential read for those memories mation of such a failure is accomplished, for example, chip, line or cell kill will only be symptomatic. Confirmemories 3 are accessed randomly, an indication of a array module is suspected. Because the plurality of chip kill bit has been reached then a defective memory predetermined threshold of errors necessary to set the line failure will be suspected. Likewise if the still higher predetermined threshold of errors has been detected for that that memory has a defective cell. If the higher presumed that the errors are not due to soft errors but If the cell kill bit for a memory has been set, it is 45 causing the chip kill bit to be set.

count for chip location 1,2,7 shows bit I as being set errors thereby setting the line kill bit. Likewise the error MSB set and therefore indicating a greater number of count for chip location 1,1,2 shows bit 3 as being the 40 thereby causing the cell kill bit to be set. The error tion 1,1,1 shows bit 10 as the MSB set to one and example in FIG. 2 where the error count for chip locamemory 13 by the counter 15. This is illustrated by the CO minor, CO and fail signals supplied to the error 35 error count. The chip, line and cell kill bits are set by overflow bit has been set for a predetermined bit of that termined threshold, the counter 15 determines that an error memory 13. When an error count reaches a predethe corresponding error count is written back to the error count. The chip, line and cell kill bits are set when respectively, is suspected based on the corresponding 16 to indicate whether a chip kill, line kill or cell kill, The status words contain three bits fields 14, 15, and words contained in bits 14-24 of the error memory 13. bits buffer 9 and the data buffer 11. If a single bit error 25 pected memory chip failures are indicated by the status stic memory chip failures may be indicated. These susreaches different predetermined thresholds, symptomsame error memory location. When an error count counter 15, incremented, and the written back to the chip location I,I,I this error count is loaded into the MSB. Every time an error is detected for the memory at of the number of errors stored therein while bit I is the Least Significant Bit (LSB) of the binary representation errors detected. Bit 13 of the error count represents the 15 (1,1,1) is depicted as having a relatively low number of chip location (CHIP LOC) card I, row I, column I error memory 13. The error count for the memory at thirteen bits of each of the 28 memory locations in the of the plurality of memories 3 are stored in the first the error memory 13. The error count for each memory FIG. 2 shows the format of the fault statuses stored in

correction circuitry and/or triple error detection. another design could embody the use of double error double errors and counting one of the faulty bits. Yet designs could embody a circuit for logically "ORing" memory location is not used in the future. Alternative that repair is necessary or make certain the addressed could take other appropriate actions such as indicating conniced. Instead the memory fault mapping system 10

	Туре	L i	Hits	Search Text	DBs	Time Stamp	Comment s
1	BRS	L1	20076	phase near4 error\$5	USPA T	2004/02/0 9 15:27	
2	BRS	L2	2135	1 same (calcul\$5)	Т	2004/02/0 9 15:13	
3	BRS	L4	8	3 and ((detect\$5 determ\$5)same edge)	USPA T	2004/02/0 9 15:18	
4	BRS	L7	0	4 and ((sampl\$5 adj8 values)same continu\$5)	Т	2004/02/0 9 15:19	
5	BRS	L8	1	4 and (calcula\$5 same continu\$5)	USPA T	2004/02/0 9 15:19	
6	BRS	L6	5	4 and (sampl\$5 adj8 values)	USPA T	2004/02/0 9 15:23	
7	BRS	L10	2	4 and (sampl\$5 same (second adj8 value\$1))	USPA T	2004/02/0 9 15:24	
8	BRS	L9	1	4 and (sampl\$5 same (first adj8 values))	USPA T	2004/02/0 9 15:26	
9	BRS	L11	16540	phase near4 error\$5	US-P GPUB; FPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:27	
10	BRS	L12	1814	11 same (calcula\$5)	US-P GPUB; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:27	
11	BRS	L13	54	12 same (absolute adj5 value)	US-P GPUB; FPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:27	





FIG. 9B

Feb. 18, 2003 81 to 6 199dS

U.S. Patent


	Error Definition	Er ro rs
1		0
2		0
3		0
4		0
5		0
6		0
7		0
8		0
9		
10		0
11		0

.





	Туре	L	#	Hits	Search Text	DBs	Time Stamp	Comment
12	BRS	L 1	4	7	13 and ((detect\$5 determi\$5) same edge)	US-P GPUB; EPO; JPO; DERW ENT; IBM_ TDB	2004/02/0 9 15:28	
13	BRS	L1	5	24878	hamada		2004/02/0 9 15:31	
14	BRS	L1	6	33	15 and furuta	•	2004/02/0 9 15:31	
15	BRS	L1	7	8	16 and taguchi		2004/02/0 9 15:31	
16	BRS	L5		5	4 and (sampl\$5 adj8 values)	USPA T	2004/02/0 9 15:36	
17	BRS	L3		77	2 same (absolute adj5 value)	USPA T	2004/02/0 9 15:36	
18	BRS	Ь1	8	43	<pre>3 and (sampl\$5 same ((first second)third))</pre>	USPA T	2004/02/0 9 15:38	
19	BRS	L1	9	11	<pre>3 and (sampl\$5 same ((first second)and third))</pre>	USPA T	2004/02/0 9 15:38	

•



Sheet 11 of 16





-	Туре	L#	Hits	Search Text	DBs
1	BRS	L1	14356 8	(((different\$5 differenece) subtract\$5)same sampl\$4)	USPA T
2	BRS	L2	25523 27	first	USPA T
3	BRS	L3	24222 01	second	USPA T
4	BRS	L4	11414 62	third	USPA T
5	BRS	L5	32724	1 same 2	USPA T
6	BRS	L6	19391	3 same 5	USPA T
7	BRS	L7	4029	4 same 6	USPA T
8	BRS	L8	73579 8	phase	USPA T
9	BRS	L9	18786	pll ·	USPA T
10	BRS	L10	5306	viterbi	USPA T
11	BRS	L11	2232	7 and 8	USPA T
12	BRS	L12	169	9 and 11	USPA T
13	BRS	L13	14	10 and 12	USPA T
14	BRS	L14	86322	(((different\$5 differenece) subtract\$5)same sampl\$4)	US-P GPUB ; EPO; JPO; DERW ENT; IBM_ TDB
15	BRS	L15	26708 68		US-P GPUB; ; EPO; JPO; DERW ENT; IBM_ TDB

٠٠.

FIGS. 4a and 4b are schematic views of a conventional optical head;

FIG. 5 is a schematic view of a prism comprising a dichroic mirror and a mirror which are integrated;

FIG. 6 is a schematic view of an optical head showing the second embodiment of the present invention;

FIG. 7 is a schematic view of a conventional optical head;

FIG. 8 is a schematic view of a conventional optical head;

FIG. 9 is a block diagram of an optical disk unit showing the third embodiment of the present invention:

focused on an information recording surprise focus

FIG. 10 is a schematic view for explaining the optical system of a conventional optical head;

FIGS. 11a and 11b are drawings showing the constitution of an objective lens having a hologram;

FIGS. 12a and 12b are schematic drawings showing an exchange device of an objective lens; and

FIG. 13 is an illustration for a light flux conversion device.

DETAILED EXPLANATION OF THE PREFERRED EMBODIMENTS

The constitution, operation, and effects of an optical head showing the first embodiment of the present invention will be explained hereunder with reference to the accompanying drawings.

FIGS. 1a and 1b are schematic views of an optical head showing an embodiment of the present invention. A light source 1 is, for example, a semiconductor laser diode and the light output thereof has a short wave length corresponding to a high density disk 8 such as a DVD, for example, 650 nm. A half mirror 2 leads light reflected from an information recording surface 81 of the high density disk 8 to the detection lens system 10. A collimator lens 3 converts the 35 divergent light outputted from the light source 1 to a parallel light flux. A mirror 4 converts a light flux traveling in the direction perpendicular to the optical axis of an objective lens 7 so as to travel in the direction of the optical axis of the objective lens 7. A semiconductor laser module 5 comprises a light source having a different wave length from that of the light source 1 and a photo detector which are integrated. The wave length of light output by the semiconductor laser module 5 has a wave length corresponding to a normal disk 9 and longer than that of the light source 1 corresponding to the high density disk 8, for example, 780 nm. The optical distance from the light emission point to the objective lens 7 is set so that the divergent angle of a light flux entering the objective lens 7 becomes appropriate.

A dichroic mirror 6 in the shape of a parallel flat plate is, 50 for example, an optical element having a high transmittance and reflection factor—wave length dependence as shown in FIG. 2 and, in this case, a dichroic mirror having a high reflection factor at a wave length of 780 nm and a high transmittance at a wave length of 650 nm is used. The dichroic mirror 6 synthesizes (makes the optical axes coincide with each other) light entering from the mirror 4 and light flux entering from the laser module 5 and leads them to the objective lens 7.

Reflected light fluxes from the information recording 60 surfaces of the disks 8 and 9 enter the dichroic mirror 6 via the objective lens 7. The dichroic mirror 6 reflects and leads the light flux with a long wave length from the disk 9 to the laser module 5 and passes and leads the light flux with a short wave length from the disk 8 to the mirror 4.

The objective lens 7 is designed to focus a parallel light flux with a wave length of 650 nm of the light source 1 with

satisfactory aberration via a disk board with a thickness of 0.6 mm. A transparent protective film 82 is formed on the surface of the disk board and light transmits the protective film 82 and is reflected on the information recording surface 81. In normal use, when a light flux with a wave length of 780 nm of the laser module 5 passes a disk board with a thickness of 1.2 mm using the objective lens 7, spherical aberration increases. Therefore, the light flux cannot be focused on an information recording surface 91 of the normal disk 9 with satisfactory aberration.

However, depending on the divergent angle of a light flux entering the objective lens 7, it is possible to cancel the spherical aberration caused by differences in the disk thickness and wave length and obtain a satisfactory spot. The aforementioned laser module 5 is arranged in a position where the divergent angle of a light flux entering the objective lens 7 is given so as to form a satisfactory spot on the information recording surface 91 of the normal disk 9 with a corresponding wave length of 780 nm at a thickness of 1.2 mm using the objective lens 7.

The high density disk 8 is 0.6 mm in thickness and the corresponding wave length is a 650-nm band. The normal disk 9 is 1.2 mm in thickness and the corresponding wave length is longer that of the high density disk 8 such as a 780-nm band. A detector optics 10 is provided so as to detect light reflected from the high density disk 8.

When the astigmatism method is used for focus control, the detector optics 10 comprises a cylinder lens and others. A photo detector 11 using a photodiode detects a reproduced signal as well as a control signal for controlling the focusing position.

The aforementioned embodiment uses the light source 1, the half mirror 2, the detection lens system 10, and the photo detector 11. However, these may have the same constitution as that of the semiconductor module 5. In this case, the optical axis of the high density optical system (corresponding to high density disk 8) is parallel with the optical axis of the CD optical system (corresponding to high density disk 9). The operation of an optical head having the aforementioned constitution when data is recorded or reproduced on or from the high density disk 8 will be explained hereunder.

The light source 1 is turned on and the laser module 5 is turned off. Almost 50% of a light flux outputted from the light source 1 is reflected from the half mirror 2, changes its beam direction, enters the collimator lens 3, and is converted to a parallel light flux. The parallel light flux reflects from the mirror 4 and goes toward the dichroic mirror 6. The dichroic mirror 6 has a high transmittance for a light flux with a wave length of 650 nm, so that the incident light flux transmits as it is, enters the objective lens 7, and focuses on the information recording surface 81 of the high density disk 8 with satisfactory aberration.

The light flux reflected from the information recording surface 81 of the high density disk 8 transmits the objective lens 7 and the dichroic mirror 6 and then reflects from the mirror 4 and enters the collimator lens 3. The light flux is converted to a converged light flux by the collimator lens 3 and enters the half mirror 2 and almost 50% thereof transmits it and is led to the detector optics 10 and then reaches the photo detector 11, and a reproduced signal and a control signal are detected.

The operation when the normal disk 9 is recorded or reproduced will be explained hereunder.

The light source 1 is turned off and the laser module 5 is turned on. A light flux outputted from the laser module 5